From Software Programs to Digital Circuits

Prof. Dr. Lana Josipović

January 2024







High-Level Synthesis: From Programs to Circuits



High-Level Synthesis: From Programs to Circuits



SW

HW

HLS is still not meant for software programmers

void(int* mem) {

```
2 \quad \text{mem}[512] = 0;
```

```
3 for(int i=0; i<512; i++)
```

```
4 mem[512] += mem[i];
```

5 }

Unoptimized software program, execution time = 27,236 clock cycles

$\mathbf{\nabla}$

- 1 // Width of MPort = 16 * sizeof(int)
- 2 #define ChunkSize (sizeof(MPort)/sizeof(int))
- 3 #define LoopCount (512/ChunkSize)
- 4 // Maximize data width from memory
- 5 void (MPort * mem) {
- 6 // Use a local buffer and burst access
- 7 MPort buff[LoopCount];
- 8 memcpy(buff, mem, LoopCount);
- 9 // Use a local variable for accumulation
- 10 int sum=0;
- 11 for(int i=1; i<LoopCount; i++) {</pre>
- 12 // Use additional directives where useful
- 13 // e.g. pipeline and unroll for parallel exec.
 - **#**pragma PIPELINE
 - **for(int** j=0; j<ChunkSize; j++){
 - **#**pragma UNROLL

```
sum+=(int)(buff[i]>>j*sizeof(int)*8);}}
```

```
18 mem[512]=sum;
```

```
19 }
```

14

15

16

17

Optimized software program, execution time = 302 clock cycles

George et al. FPL 2014.

SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code



Sparse-matrix dense-vector multiplication (SpMV)

Functional verification of circuits using hardware simulation → inefficient, limited, non-exhaustive





SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

FPGA technology mapping, placement, and routing → impact on circuit performance and power



Langhammer et al. ARITH 2015.

SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

How to generate high-performance circuits from general-purpose software code?

- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components



	0 Direct	ion Brig	
Lausa	nne, gar	e	
5 '	夭	Walk (Show on the map)	the state of the s
08:50	ſ	Lausanne, Platform 3	
	\oplus	1811 Direction Brig	
09:21	I	Aigle, Platform 1	
2 '	大	Walk (Show on the map)	and the second s
09:29	ſ	Aigle, gare	
	\oplus	B B 428 Direction Le Sépey, gare	
09:57	I	Le Sépey, gare	
1 '	夭	Walk (Show on the map)	
10:01	ſ	Le Sépey, Platform 1	
	\oplus	R 428 Direction Les Diablerets	X «
10:19	♦	Les Diablerets, Platform 1	

- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a fixed schedule at compile time to activate the datapath components





17

The Limitations of Static Scheduling

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4]; st hist[4];
RAW dependency
```

- Static scheduling (standard HLS tool)
 - Inferior when memory accesses cannot be disambiguated at compile time



- Dynamic scheduling
 - Maximum parallelism: Only serialize memory accesses on actual dependencies



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes Dynamic scheduling (our HLS approach): decide at runtime when each operation executes





A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



Dynamically Scheduled Circuits

- Asynchronous circuits: operators triggered when inputs are available
 - Budiu et al. Dataflow: A complement to superscalar. ISPASS'05.
- Dataflow, latency-insensitive, elastic: the synchronous version of it
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
 - Carloni et al. Theory of latency-insensitive design. TCAD'01.
 - Jacobson et al. Synchronous interlocked pipelines. ASYNC'02.
 - Vijayaraghavan and Arvind. Bounded dataflow networks and latency-insensitive circuits. MEMOCODE'09.



Make scheduling decisions at runtime: as soon as all conditions for execution are satisfied, an operation starts

High-level synthesis of dynamically scheduled (dataflow) circuits

HLS of Dynamically Scheduled Circuits



Reaping the benefits of dynamic scheduling

Out-of-order memory



Speculative execution





```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



fc	or (i=0; i <n; i++)="" th="" {<=""></n;>
	<pre>hist[x[i]] = hist[x[i]] + weight[i];</pre>
}	





```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Single token on cycle, in-order tokens in noncyclic paths



Backpressure from slow paths prevents pipelining

HLS of Dynamically Scheduled Circuits



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as registers to break combinational paths

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as FIFOs to regulate throughput





NOW (with buffers)



Mixed integer linear programming (MILP) model based on **Petri net theory**

- Analyze token flow through the circuit
- Determine **buffer placement and sizing**
- Maximize throughput for a target clock period

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Backpressure from slow paths prevents pipelining

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers for high throughput

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4]; st hist[4];
RAW dependency</pre>
```



What about memory?

HLS of Dynamically Scheduled Circuits



Reaping the benefits of dynamic scheduling

Out-of-order memory



Speculative execution



We Need a Load-Store Queue (LSQ)!

• Processor LSQs keep dependent memory accesses in the original program order



• Application-specific LSQs for dataflow circuits



Josipović, Brisk, and Ienne. An Out-of-Order Load-Store Queue for Spatial Computing. CASES 2017 **Best Paper Award Nominee** Liu, Rizzi, and Josipović. Load-Store Queue Sizing for Efficient Dataflow Circuits. FPT 2022.

Dataflow Circuit with the LSQ

```
for (i=0; i<N; i++) {

hist[x[i]] = hist[x[i]] + weight[i];

}

1: x[0]=5 \rightarrow 1d hist[5]; st hist[5];

2: x[1]=4 \rightarrow 1d hist[4]; st hist[4];

3: x[2]=4 \rightarrow 1d hist[4]; st hist[4];

RAW dependency
```



High-throughput pipeline with memory dependencies honored

HLS of Dynamically Scheduled Circuits



Store Speculative execution Save Speculato Fork Commit Commit

BB start

LSQ

LD

ST

Static HLS vs. dynamic HLS?

• **Dynamatic:** an open-source HLS compiler



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS
 - ▲ Dynamic, control dependences
 - Dynamic, memory dependences
 - Dynamic, speculative
 - × Dynamic, no dependences
 - Static (all points)

- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



- **Dynamatic:** an open-source HLS compiler
- Resource utilization and execution time of the dataflow designs, normalized to the corresponding static designs produced by Vivado HLS



Static vs. Dynamic Scheduling



SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

A different way to go about HLS (generating dynamically scheduled circuits from C code)

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

SW

HW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

New programming models and compiler techniques for irregular parallelism



Elakhras, Guerrieri, Josipović, and Ienne. Unleashing Parallelism in Elastic Circuits with Faster Token Delivery. FPL 2022 Best Paper Award Nominee Cheng, Josipović, Wickerson, and Constantinides. Dynamic Inter-Block Scheduling for HLS. FPL 2022 Best Paper Award Nominee

SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

A formal verification framework for improving the quality of circuits generated from software code



Maintain dynamism only when needed and match resources of static HLS otherwise

HW

Xu, Murphy, Cortadella, and Josipović. Eliminating excessive dynamism of dataflow circuits using model checking. FPGA 2023. Xu and Josipović. Automatic inductive invariant generation for scalable dataflow circuit verification. ICCAD 2023.

SW

HLS is still not meant for software programmers

HLS often fails in extracting parallelism from software code

HLS circuits need hardware-level functional verification

It is difficult for HLS to account for reconfigurable platform details

Implementation-aware compiler optimizations for fast and small circuits



Accurate frequency estimates and regulation for high-performance circuits

HW

Rizzi, Guerrieri, and Josipović. An Iterative Method for Mapping-Aware Frequency Regulation in Dataflow Circuits. DAC 2023 Wang, Rizzi, and Josipović. MapBuf: Simultaneous Technology Mapping and Buffer Insertion for HLS Performance Optimization. ICCAD 2023 Best Paper Award Nominee



Enable diverse users to accelerate compute-intensive applications on hardware platforms

Thanks! 🙂

Research group:



dynamo.ethz.ch

Dynamatic HLS tool:



dynamatic.epfl.ch

Dynamatic 2.0 coming soon!