

## REC 2021 Programa

5 e 6 de julho

Dia	Hora	Programa
5 de julho	10:30 - 12:30	<b>Workshop - "IOb-SoC - a RISC-V SoC for teaching, research and innovation"</b> Orador: José Teixeira de Sousa
	14:00	Welcome desk Q&A (Presencial - Recepção e Registo)
	14:30	Sessão de abertura
	15:00	<b>Keynote - "FPGAs 101 para Engenheiros Informáticos"</b> Orador: Nuno Paulino
	16:00	<b>Sessão Regular 1</b> Chair: João Bispo Tema: <i>Reconfigurable Embedded Architectures for On-Board Synthetic-Aperture Radar Processing</i> Orador: Helena Cruz
		Tema: <i>Coprocessador Criptográfico em Hardware para RISC-V</i> Orador: Pedro Sousa
		Tema: <i>Array de Microfones para Localização e Identificação de Fontes Sonoras</i> Orador: Ivo Marques, Afonso Santos
		17:00
	17:30	<b>Fórum - "Uma FPGA...para quê?"</b> Moderador: Nuno Paulino Tema: <i>Scalable Digital Baseband Beamformer for Satellite Reception (PhD Thesis)</i> Orador: Helder Avelar
		Tema: <i>Runtime Management of Heterogeneous Compute Resources in Embedded Systems (MsC Thesis)</i> Orador: Luís Sousa
Tema: <i>An Exploration of FPGAs as Accelerators for Graph Analysis via High-Level Synthesis (MsC Thesis)</i> Orador: Pedro Silva		
Tema: <i>Concealed Target Tracking using Enhanced Radar Techniques (PhD Thesis)</i> Orador: Luís Duarte		
Tema: <i>Hardware-Accelerated Library for Deep Neural Network Applications (MsC Thesis)</i> Orador: Luís Crespo		
Tema: <i>Tensor-Accelerated CPU for Deep Neural Network Applications (MsC Thesis)</i> Orador: Jorge Simões		
18:30		Fim do primeiro dia

Dia	Hora	Programa
6 de julho	9:30	<b>Sessão Regular 2</b> Chair: João Canas Ferreira Tema: <i>Ferramenta de edição e configuração de código VHDL</i> Orador: Nuno Leal
		Tema: <i>Towards FPGA learning through a game-based approach</i> Orador: Miguel Marcelo
		Tema: <i>CNN implementation in Resource Limited FPGAs - Key Concepts and Techniques</i> Orador: José Rosa
		10:30
	11:00	<b>Short Keynotes 1</b> Tema: <i>FPGA applications in the validation of high-speed interface IPs</i> Orador: Davide Pereira (Synopsys)
		Tema: <i>FPGAs para Sistemas de Alta Velocidade</i> Orador: Nelson Arqueiro (AltiCe Labs)
	12:00	Tema: <i>FPGAs para Sistemas Embebidos</i> Orador: Carlos Ribeiro (Twevo)
		<b>Painel 1 - "FPGAs na Indústria"</b> Moderador: Mónica Figueiredo Painel: Davide Pereira (Synopsys), Nelson Arqueiro (AltiCe Labs), Carlos Ribeiro (Twevo)
	12:30	Intervalo para Almoço
	14:00	<b>Short Keynotes 2</b> Tema: <i>Automatic Selection and Insertion of HLS Directives Via a Source-to-Source Compiler</i> Orador: Tiago Santos
Tema: <i>A First Look at RISC-V Virtualization from an Embedded Systems Perspective</i> Orador: Bruno Sá		
Tema: <i>On Data Parallelism Code Restructuring for HLS Targeting FPGAs</i> Orador: João Cardoso		

		<b>Painel 2 - "FPGAs na Investigação: Novas Direções"</b>
15:00	Moderador: João Bispo Painel: Arnaldo Oliveira, Tiago Gomes, José T. de Sousa, Manuel Gericota, Pedro Diniz, Tiago Santos	
16:00	Intervalo - Chat Louge (Presencial - Coffe Break)	
	<b>Sessão Regular 3</b>	
	Chair: Mónica Figueiredo	
	Tema: <i>Acceleration of Binary Convolutional Neural Networks in Low-Density SoC FPGAs</i>	
	Orador: Mário Véstias	
16:30	Tema: <i>Sistemas de Visão Industrial: Biblioteca Genérica de Pré Processamento de Imagem em FPGA</i>	
	Orador: Diogo Ferreira	
	Tema: <i>On the Design of an Object Detection System using Embedded Reconfigurable Logic: Lessons Learned</i>	
	Orador: Daniel Granhão, Guilherme Carvalho	
17:30	Sessão de encerramento	
18:00	(Presencial - Porto de Honra)	

## Workshop IOb-SoC

Building a System-on-Chip has been a privilege reserved only for large semiconductor companies who have the financial resources to design or license processor and peripheral IP cores and assemble them in an SoC. With the advent of the RISC-V architecture, this scenario has changed. SoC design is being democratized, and free design tools and IP cores are now available from the internet. However, creating an SoC is still a very challenging endeavour, and software frameworks that integrate all the software and hardware components needed can be of great help.

This workshop introduces IOb-SoC, a modular SoC framework for teaching, research and innovation. IOb-SoC can be customised to implement highly specialized SoC with varying degrees of complexity. Its hardware is described in (System-)Verilog and its applications are programmed in C/C++. IOb-SoC is hosted at Github, and the repository includes automation scripts to enable simulation, synthesis and place and route of both FPGA and IC, using both free and commercial tools. At the centre of IOb-SoC lies a RISC-V processor. The PicoRV32 RISC-V processor is provided by default, but IOb-SoC can use other processors. IOb-SoC is released in the public domain under the MIT permissive license. By providing the code publicly and at no charge, IOb-SoC can be used by teachers, researchers, and industrial innovators. The advantage of IOb-SoC is that of being straightforward to set up and quick to grasp. It is also modular and can be customised for applications in different contexts. IOb-SoC is supported in a few FPGA boards from different vendors and in an IC 130nm technology node; it can easily port to new boards or IC technologies.

In this workshop, we will start by simulating a RISC-V SoC running the "Hello World" program. Then we will create a custom SoC that incorporated an additional timer IP core. We will learn how to add hardware and software components to IOb-SoC to create a custom SoC. The system will be simulated using the Icarus Verilog simulator and, time permitting, will be implemented in FPGA.